

96/05/98
JCS525 U.S. PTO
09/186388
11/05/98

COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

Docket No. CS97-110/112

A

Transmitted herewith for filing is the Patent Application of:

Inventor: BUAN HENG LEE, TECK HONG LOW, HAI RONG WANG, TANG YING

AND ZADIG CHERNG-CHING LAM

For: N TYPE IMPURITY DOPING USING IMPLANTATION OF P2+ IONS OR AS2+ IONS

JCS525 U.S. PTO
09/186388
11/05/98


Enclosed are:

- ☒ 2 sheets of formal drawing(s).
- ☒ An assignment of the invention to Chartered Semiconductor Manufacturing, Ltd.
- ☐ An associate power of attorney

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	OTHER THAN A SMALL ENTITY	
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$ 790.
TOTAL CLAIMS	28 -20=	8	x 22 =	\$ 176.
INDEP CLAIMS	4 -3=	1	x 82 =	\$ 82.
MULTIPLE DEPENDENT CLAIM PRESENTED			+ 260 =	
			SUB TOTAL	\$ 1,048.
			ASSIGNMENT	\$40.
			TOTAL	\$ 1,088.

- ☒ Please charge my Deposit Account No. 19-0033 in the amount of \$ 1,088. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 CFR \$1.16.
- ☒ Any patent application processing fees under 37 CFR \$1.17.

Respectfully submitted,

STEPHEN B. ACKERMAN, REG. NO. 37,761

N TYPE IMPURITY DOPING USING IMPLANTATION OF
 P_2^+ IONS OR As_2^+ IONS

BACKGROUND OF THE INVENTION

(1) FIELD OF THE INVENTION

5 This invention relates to the use of an ion
implantation beam of P_2^+ ions or As_2^+ ions to dope N type
shallow junction source/drain regions or gate electrodes
used in devices with shallow source/drain regions. Use of
the P_2^+ ions or As_2^+ ions uses lower ion density and higher
10 beam energy resulting in improved throughput and ion source
life.

(2) DESCRIPTION OF THE RELATED ART

As junctions become very shallow the use of P^+ ion
beams or As^+ ion beams becomes a problem because beam
15 energies must be kept very low while the beam ion densities
must be kept very high. These requirements leads to reduced
ion source life and reduced wafer throughput. This

invention overcomes this problem using P_2^+ ion beams or As_2^+ ion beams.

U.S. Pat. No. 5,155,369 to Current describes a method of using two doses of ions in an ion beam to provide
5 implantation for shallow junction devices. A first dose of ions is implanted to produce a damaged layer through which a second dose of ions is directed. The damaged layer scatters the second dose of ions and channeling is avoided.

In their book "Silicon Processing for the VLSI
10 Era, Volume I", by Wolf and Tauber, Lattice Press, 1990, page 327, Wolf and Tauber discuss ion implantation using doubly charged species.

SUMMARY OF THE INVENTION

Ion implantation is used frequently in the manufacture of integrated circuits. Ion beams are used to implant impurities into semiconductor wafers to provide doping for source/drain regions, polysilicon electrode patterns, and the like. In ion beam implantation the beam energy and ion density are chosen to provide the desired impurity profile after implantation. One problem encountered as device geometries become smaller and source/drain junction depths become smaller is that the ion beam energy must become lower, in some cases less than 10 KeV. At these low energies it is difficult to obtain sufficient ion beam density resulting in lower throughput rates and increased implant cycle times, which directly impact cost. In addition the ion sources are stressed by these conditions and must be replaced with increased frequency.

It is a principle objective of this invention to provide a method of implanting phosphorous in source/drain regions using ion beam implantation with increased beam energy in applications having very shallow junctions.

It is another principle objective of this invention to provide a method of implanting arsenic in source/drain regions using ion beam implantation with increased beam energy in applications having very shallow junctions.

It is another principle objective of this invention to provide a method of implanting phosphorous in polysilicon electrodes using ion beam implantation with increased beam energy in applications having very shallow junctions.

It is another principle objective of this invention to provide a method of implanting arsenic in polysilicon electrodes using ion beam implantation with increased beam energy in applications having very shallow junctions.

These objectives are achieved by using ion sources such as solid phosphorous, phosphine gas, solid arsenic, or SDS arsine in the ion beam apparatus. The magnetic analyzer of the ion beam apparatus is then adjusted to select either the P_2^+ or the As_2^+ isotopes for the ion beam. These ion beams can then be implanted using energies of 20 KeV or greater.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a schematic view of an ion beam apparatus.

5 Fig. 2 shows a cross section view of a part of an integrated circuit wafer showing an ion beam being used to implant impurities into source/drain regions.

Fig. 3 shows a cross section view of a part of an integrated circuit wafer showing an ion beam being used to implant impurities into a polysilicon gate electrode.

10 Fig. 4 shows an atomic mass unit spectrum of a solid phosphorous source with a beam energy of 30 KeV showing beam current as a function of atomic mass units.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiments of this invention will now be described with reference to Figs. 1-4. Fig. 1 shows a schematic view of an ion beam apparatus. Different ion beam systems may differ from the one shown and described herein but certain key features will be common to all ion beam systems. The ion beam apparatus has an ion source 10 which uses a small accelerating voltage to inject an ion beam 24 into an evacuated enclosure 12. Ion sources can be solid materials or gasses such as solid phosphorous, phosphine gas, solid arsenic, or SDS arsine.

Referring again to Fig. 1, the beam then enters a magnetic analyzer 14 which is selected to select particles with a particular mass to charge ratio for the beam 25 exiting the magnetic analyzer. For the example of an ion source 10 using solid phosphorous or phosphine gas the magnetic analyzer 14 is adjusted to select singly charged P_2 ions which have a mass of 62 atomic mass units and a charge equal to the charge of a single electron. These ions will be designated as P_2^+ ions. Solid phosphorous or phosphine gas provide an abundance of P_2 isotopes. Solid arsenic or SDS arsine can also be used as the ion source 10. In this case the magnetic analyzer 14 is adjusted to select singly charged As_2 ions which have a mass of 150 atomic mass units

and a charge equal to the charge of a single electron. These ions will be designated as As_2^+ ions. Solid arsenic or SDS arsine provide an abundance of As_2 isotopes.

As shown in Fig. 1, the ion beam 25 exiting the magnetic analyzer 14 is then directed through a voltage accelerator/decelerator 16 where the selected beam energy is imparted to the ion beam 25. The ion beam 26 exiting the voltage accelerator/decelerator 16 passes through a scanning system 18 which directs the ion beam. The ion beam exiting the scanning system 18 passes through an energy filter 52, to provide improved energy uniformity, and a plasma flood gun 54, to neutralize any charge buildup on the wafer during ion implantation. The ion beam 27 exiting the plasma flood gun 54 is directed, by the scanning system 18, to the proper location on an integrated circuit wafer 30 which is attached to a wafer holder 20. A coupling mechanism 22 attaches the wafer holder 20 to the evacuated enclosure 12. In this manner the ion beam 27 exiting the scanning system can be used to implant impurities into source/drain regions or into polysilicon electrodes.

Fig. 2 shows a part of the wafer 30 which is held in place by the wafer holder in the evacuated enclosure. The wafer comprises a substrate, in this example a P type silicon substrate, having field oxide isolation regions 34

and a gate oxide layer 36. A gate electrode 40 is formed on the gate oxide layer 36. The ion beam 27 is used to implant impurities into the source/drain regions 38. In this example the ion beam 27 is a P_2^+ ion beam having a beam density of between about 4×10^{14} and 6×10^{14} ions/cm² and a beam energy of between about 20 and 48 KeV. The beam density used is one half that required for a beam of P^+ ions because two phosphorous atoms are implanted for every P_2^+ ion implanted. The beam energy is double that would be required for a beam of P^+ ions because each of the P_2^+ ions have two phosphorous atoms. After the implantation the wafer is rapidly annealed at an anneal temperature of between about 900°C and 1100°C for between about 10 and 20 seconds. This method produces shallow source/drain regions 38 using beam density and energy levels which maintain good throughput and source life.

Fig. 3 also shows a part of the wafer 30 which is held in place by the wafer holder in the evacuated enclosure. The wafer comprises a substrate, in this example a P type silicon substrate, having field oxide isolation regions 34 and a gate oxide layer 36. A polysilicon gate electrode 40 is formed on the gate oxide layer 36. The ion beam 27 is used to implant impurities into the polysilicon gate electrode 40. In this example the ion beam 27 is a P_2^+ ion beam having a beam density of between about 4×10^{14} and

6 X 10¹⁴ ions/cm² and a beam energy of between about 20 and 48 KeV. The beam density used is one half that required for a beam of P⁺ ions because two phosphorous atoms are implanted for every P₂⁺ ion implanted. The beam energy is double that would be required for a beam of P⁺ ions because each of the P₂⁺ ions have two phosphorous atoms. After the implantation the wafer is annealed at an anneal temperature of between about 900°C and 1100°C for between about 10 and 20 seconds. This method produces good conductivity for the polysilicon gate electrode 40 using beam density and energy levels which maintain good throughput and source life.

Referring again to Fig. 2, an ion beam 27 of As₂⁺ ions can be used to implant impurities into the source/drain region 38. The wafer comprises a substrate, in this example a P type silicon substrate, having field oxide isolation regions 34 and a gate oxide layer 36. In this example the ion beam 27 is an As₂⁺ ion beam having a beam density of between about 4 X 10¹⁴ and 6 X 10¹⁴ ions/cm² and a beam energy of between about 20 and 48 KeV. The beam density used is one half that required for a beam of As⁺ ions because two arsenic atoms are implanted for every As₂⁺ ion implanted. The beam energy is double that would be required for a beam of As⁺ ions because each of the As₂⁺ ions have two arsenic atoms. After the implantation the wafer is annealed at an anneal temperature of between about 900°C and

1100°C for between about 10 and 20 seconds. This method produces shallow source/drain regions 38 using beam density and energy levels which maintain good throughput and source life.

5 Referring again to Fig. 3, an ion beam 27 of As_2^+ ions can be used to implant impurities into the polysilicon gate electrode 40. The wafer comprises a substrate, in this example a P type silicon substrate, having field oxide isolation regions 34 and a gate oxide layer 36. In this
10 example the ion beam 27 is an As_2^+ ion beam having a beam density of between about 4×10^{14} and 6×10^{14} ions/cm² and a beam energy of between about 20 and 48 KeV. The beam density used is one half that required for a beam of As^+ ions because two arsenic atoms are implanted for every As_2^+
15 ion implanted. The beam energy is double that would be required for a beam of As^+ ions because each of the As_2^+ ions have two arsenic atoms. After the implantation the wafer is annealed at an anneal temperature of between about 900°C and 1100°C for between about 10 and 20 seconds. This method
20 produces good conductivity for the polysilicon gate electrode 40 using beam density and energy levels which maintain good throughput and source life.

Fig. 4 shows the AMU, atomic mass unit, spectrum for a source of solid phosphorous in an ion beam system using a beam energy of 30 KeV. The spectrum clearly shows a first beam current peak 44 at 31 atomic mass units and a second beam current peak 46 at 62 atomic mass units. This curve clearly shows that when the magnetic analyzer is adjusted to select phosphorous ions having 62 atomic mass units there is ample beam current available.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

What is claimed is:

1. A method of forming source/drain regions, comprising the steps of:

providing a semiconductor integrated circuit wafer having source/drain regions;

5 providing an ion implant apparatus;

placing a phosphorous ion source in said ion implant apparatus;

adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising P_2^+ ions, wherein said ion beam has a beam density and a beam energy;

implanting P_2^+ ions into said source/drain regions of said integrated circuit wafer using said ion implant beam; and

annealing said integrated circuit wafer having P_2^+ ions implanted at an anneal temperature for an anneal time.

2. The method of claim 1 wherein said adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising P_2^+ ions uses a magnetic analyzer.

3. The method of claim 1 wherein said beam density is between about 4×10^{14} and 6×10^{14} ions/cm².

4. The method of claim 1 wherein said beam energy is between about 20 and 48 KeV.

5. The method of claim 1 wherein said anneal temperature is between about 900°C and 1100°C.

6. The method of claim 1 wherein said anneal time is between about 10 and 20 seconds.

7. The method of claim 1 wherein said phosphorous ion source comprises solid phosphorous.

8. A method of forming source/drain regions, comprising the steps of:

providing a semiconductor integrated circuit wafer having source/drain regions;

providing an ion implant apparatus;

placing an arsenic ion source in said ion implant apparatus;

adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising As_2^+ ions, wherein said ion beam has a beam density and a beam energy;

implanting As_2^+ ions into said source/drain regions of said integrated circuit wafer using said ion implant beam; and

annealing said integrated circuit wafer having As_2^+ ions implanted at an anneal temperature for an anneal time.

9. The method of claim 8 wherein said adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising As_2^+ ions uses a magnetic analyzer.

10. The method of claim 8 wherein said beam density is between about 4×10^{14} and 6×10^{14} ions/cm².

11. The method of claim 8 wherein said beam energy is between about 20 and 48 KeV.

12. The method of claim 8 wherein said anneal temperature is between about 900°C and 1100°C.

13. The method of claim 8 wherein said anneal time is between about 10 and 20 seconds.

14. The method of claim 8 wherein said phosphorous ion source comprises solid phosphorous.

15. A method of doping a polysilicon electrode, comprising the steps of:

providing a semiconductor integrated circuit wafer having a polysilicon electrode formed thereon;
providing an ion implant apparatus;

placing a phosphorous ion source in said ion implant apparatus;

adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising P_2^+ ions, wherein said ion beam has a beam density and a beam energy;

implanting P_2^+ ions into said polysilicon electrode using said ion implant beam; and

annealing said integrated circuit wafer having P_2^+ ions implanted at an anneal temperature for an anneal time.

16. The method of claim 15 wherein said adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising P_2^+ ions uses a magnetic analyzer.

17. The method of claim 15 wherein said beam density is between about 4×10^{14} and 6×10^{14} ions/cm².

18. The method of claim 15 wherein said beam energy is between about 20 and 48 KeV.

19. The method of claim 15 wherein said anneal temperature is between about 900°C and 1100°C.

20. The method of claim 15 wherein said anneal time is between about 10 and 20 seconds.

21. The method of claim 15 wherein said phosphorous ion source comprises solid phosphorous.

22. A method of doping a polysilicon electrode, comprising the steps of:

providing a semiconductor integrated circuit wafer having a polysilicon electrode formed thereon;

5

providing an ion implant apparatus;

placing a arsenic ion source in said ion implant apparatus;

adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising As_2^+ ions, wherein said ion beam has a beam density and a beam energy;

implanting As_2^+ ions into said polysilicon electrode using said ion implant beam; and

annealing said integrated circuit wafer having As_2^+ ions implanted at an anneal temperature for an anneal time.

23. The method of claim 22 wherein said adjusting said ion implant apparatus so that said ion implant apparatus produces an ion beam comprising As_2^+ ions uses a magnetic analyzer.

24. The method of claim 22 wherein said beam density is between about 4×10^{14} and 6×10^{14} ions/cm².

CS-97-110/112



25. The method of claim 22 wherein said beam energy is between about 20 and 48 KeV.

26. The method of claim 22 wherein said anneal temperature is between about 900°C and 1100°C.

27. The method of claim 22 wherein said anneal time is between about 10 and 20 seconds.

28. The method of claim 22 wherein said arsenic ion source comprises solid arsenic.

A method for using ion implantation to implant phosphorous or arsenic impurities into shallow source/drain regions or into polysilicon electrodes used in devices having shallow source/drain electrodes. A phosphorous source having an abundance of P_2^+ ions is used in an ion beam system adjusted to select P_2^+ ions. Since each ion contains two phosphorous atoms the ion beam requires twice the beam energy and half the beam density. This provides good wafer throughput and improved source life. An arsenic source having an abundance of As_2^+ ions can be substituted for the solid phosphorous source resulting in a beam of As_2^+ ions.






FIG. 3




FIG. 4

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET NO. CS97-110/112

As a below named Inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
N Type Impurity Doping Using Implantation Of P2+ Ions Or As2+ Ions

the specification of which (check one)

X is attached hereto.

was filed on _____

Application Serial No. _____

and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above Identified specification including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed:

(Number)	(Country)	(Day/Month/Year Filed)
(Number)	(Country)	(Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
--------------------------	---------------	---

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name & registration no.)

GEORGE O. SAILE. (Reg. No. 19,572), STEPHEN B. ACKERMAN (Reg. No. 37,761)

Send Correspondence to: 20 MCINTOSH DRIVE, POUGHKEEPSIE, NEW YORK 12603

Direct telephone Calls to: (name & telephone number) GEORGE O. SAILE NEW YORK 914 452 5863

BUAN HENG, LEE 11/SEP/1998
Full name of sole or first inventor Date

[Signature] SINGAPORE
Inventor's signature

62, SOUTH BUONA VISTA ROAD, #02-01, SINGAPORE 118173.
Residence

SINGAPOREAN
Citizenship

60, WOODLANDS INDUSTRIAL PARK D STREET 2, SINGAPORE 738406
Post Office Address

17-SEP-1998

Date

TECK HONG, LOW

Full name of second inventor

Inventor's signature

BLK 837 YISHUN ST 81 #03-338 SINGAPORE SINGAPORE 1760837

Residence

SINGAPOREAN

Citizenship

60. WOODLANDS IND PARK D STREET 2 SINGAPORE 1738406

Post Office Address

HAI RONG WANG

17-Sept-1998

Full name of third inventor

Date

Inventor's signature

BLK 653 #08-453 Yishun Ave 4, Singapore SINGAPORE 1760653

Residence

P R CHINA

Citizenship

60 WOODLANDS IND PARK D STREET 2 Singapore SINGAPORE 1738406

Post Office Address

TANG YING

24-Sep-98

Full name of fourth inventor

Date

Inventor's signature

BLK 287, #06-211, CHOA CHU KANG, Ave. 2, Singapore Singapore 1680287

Residence

P.R. China

Citizenship

60 Woodlands Ind. Park D. Street 2, Singapore Singapore 1738406

Post Office Address

Zadig Cheung-Ching Lam

28/9/98

Full name of fifth inventor

Date

Inventor's signature

485 Harvard Drive, Arcadia, CA 91007

Residence

USA

Citizenship

60 Woodlands Ind Park D. Street 2, Singapore Singapore 1738406

Post Office Address

Full name of sixth inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

DOCKET "SECRET"